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An eﬃcient scheme is presented for implementing the sign LMS algorithm in block floating point format, which permits processing
of data over a wide dynamic range at a processor complexity and cost as low as that of a fixed point processor. The proposed scheme
adopts appropriate formats for representing the filter coeﬃcients and the data. It also employs a scaled representation for the step-
size that has a time-varying mantissa and also a time-varying exponent. Using these and an upper bound on the step-size mantissa,
update relations for the filter weight mantissas and exponent are developed, taking care so that neither overflow occurs, nor are
quantities which are already very small multiplied directly. Separate update relations are also worked out for the step size mantissa.
The proposed scheme employs mostly fixed-point-based operations, and thus achieves considerable speedup over its floating-
point-based counterpart.
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1. INTRODUCTION
Suﬃcient signal-to-quantization noise ratio over a large dy-
namic range is a desirable feature of modern day digital
signal processing systems. While the floating point (FP)
data format is ideally suited to achieve this due to nor-
malized data representation, the accompanying high pro-
cessing cost restricts its usage in many applications. This is
specially true for resource-constrained contexts like battery-
operated low power devices, where custom implementations
on FPGA/ASIC are the primary mode of realization. In such
contexts, the block floating point (BFP) format provides a
viable alternative to the FP scheme. In BFP, a common expo-
nent is assigned to a group of variables. As a result, compu-
tations involving these variables can be carried out in simple
fixed point (FxP) like manner, while presence of the expo-
nent provides an FP-like high dynamic range.
Over years, the BFP format has been used by several
researchers for eﬃcient realization of many signal process-
ing systems and algorithms. These include various forms of
fixed coeﬃcient digital filters (see [1–6]), adaptive filters (see
[7, 8]), and unitary transforms (see [9–11]) on one hand
and several audio data transmission standards like NICAM
(stereophonic sound system for PAL TV standard), the audio
part of MUSE (Japanese HDTV standard), and DSR (Ger-
man digital satellite radio system) on the other. Of the vari-
ous systems studied, adaptive filters pose special challenges
to their implementation using the BFP arithmetic. This is
mainly because
(i) unlike a fixed coeﬃcient filter, the filter coeﬃcients in
an adaptive filter cannot be represented in the simpler fixed
point form, as the coeﬃcients in eﬀect evolve from the data
by a time update relation;
(ii) the two principal operations in an adaptive filter—
filtering and weight updating, are mutually coupled, thus re-
quiring an appropriate arrangement for joint prevention of
overflow.
Recently, a BFP-based approach has been proposed for
eﬃcient realization of the LMS-based transversal adaptive fil-
ters [7], which was later extended to the normalized LMS
algorithm [8] and the gradient adaptive lattice [12]. In this
paper, we extend the philosophy used in [7] for a BFP real-
ization of the sign LMS algorithm [13]. The sign LMS algo-
rithm forms a popular class of adaptive filters within the LMS
family, which considers mainly the sign of the gradient in the
weight update process and thus does not require multipli-
ers in the weight update loop. The proposed scheme adopts
appropriate BFP format for the filter coeﬃcients which re-
mains invariant as the coeﬃcients are updated in time. Us-
ing this and the BFP representation of the data as used
in [7], separate time update relations for the filter weight
mantissas and the exponent are developed. Unlike [7], the
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proposed scheme, however, requires a scaled representation
for the step size, which has a time-varying mantissa and also
a time-varying exponent. Separate time update relation for
the step size mantissa is worked out. It is also shown that
in order to maintain overflow free condition, the step size
mantissa, at all times, must remain bounded by an upper
limit, which is ensured by setting its initial value appropri-
ately. Again, the weight update relation of the sign LMS algo-
rithm is diﬀerent from the LMS algorithm and thus new steps
are needed for the computation of the update term, taking
care so that neither overflow occurs, nor are quantities which
are already very small multiplied directly. As expected, the
proposed scheme employs mostly FxP-based operations and
thus achieves considerable speed up over its FP-based coun-
terpart, which is verified both by detailed complexity analysis
and from the synthesis report of an FPGA-based realization.
The organization of the paper is as follows: in Section 2,
we discuss the BFP arithmetic and present a new block for-
matting algorithm for FP as well as FxP data. Section 3
presents the proposed BFP realization of the sign LMS al-
gorithm. Complexity issues vis-a`-vis an FP-based realization
are discussed in Section 4 while finite precision based simu-
lation results as well as the FPGA synthesis summary are pre-
sented in Section 5. Variables with an overbar indicate man-
tissa elements all throughout the paper. Also, boldfaced low-
ercase letters are used to denote vectors.
2. THE BFP ARITHMETIC AND A BLOCK-
FORMATTING ALGORITHM
The BFP representation can be considered as a special case
of the FP format, where every nonoverlapping block of N
incoming data has a joint scaling factor corresponding to
the data sample with the highest magnitude in the block. In
other words, given a block [x0, . . . , xN−1], we represent it in
BFP as [x0, . . . , xN−1] = [x0, . . . , xN−1]2γ where xl(= xl2−γ)
represents the mantissa xl for l = 0, 1, . . . ,N − 1 and the
block exponent γ is defined as γ = log2 Max + 1 + S where
Max = max(|x0|, . . . , |xN−1|), “·” is the so-called floor
function, meaning rounding down to the closest integer and
the integer S is a scaling factor, used for preventing overflow
during filtering operation.
In practice, if the data is given in an FP format, that is,
if xl = Ml2el , l = 0, 1, . . . ,N − 1 with |Ml| < 1, and the 2’s
complement system is used, the above block formatting may
be carried out by Algorithm 1.
Algorithm 1 (Block-formatting algorithm). First, count the
number, say, nl of binary 0’s (if xl is positive) or binary 1’s (if
xl is negative) between the binary point of Ml and the first
binary 1 or binary 0 from left, respectively. Compute emax =
max{(el−nl) | l = 0, 1, . . . ,N −1}. Shift eachMl right or left
by (emax + S− el) bits depending on whether (emax + S− el) is
positive or negative, respectively. Take the block exponent as
emax + S.
Note. For cases where xl is negative with Ml having only
binary 0’s after the first nl bits from the binary point, nl
should be replaced by nl − 1 in the above computation.
When the data is given in FxP format, the correspond-
ing block formatting turns out to be a special case of the
above, for which xl ≡ Ml, el = 0, and emax is given by
min{nl | l = 0, 1, . . . ,N − 1}. Note that due to the presence
of S, the range of each mantissa is given as 0 ≤ |xl| < 2−S.
The scaling factor S can be calculated from the inner product
computation representing filtering operation [3]. An inner
product is calculated in BFP arithmetic as
y(n) = wtx(n)





where w is a length L, fixed point filter coeﬃcient vector,
and x(n) is the data vector at the nth index, represented
in the aforesaid BFP format. For no overflow in y(n), we
need |y(n)| < 1. Since |y(n)| ≤ ∑L−1k=0 |wk||x(n − k)| and
0 ≤ |x(n − k)| < 2−S, 0 ≤ k ≤ L − 1, this implies that it
is suﬃcient to have S ≥ log2(
∑L−1
k=0 |wk|) in order to have
|y(n)| < 1 satisfied, where “·” denotes the so-called ceiling
function, meaning rounding up to the closest integer.
3. THE PROPOSED IMPLEMENTATION
Consider a length L sign LMS based adaptive filter [13] that
takes an input sequence x(n) and updates the weights as
w(n + 1) = w(n) + μx(n) sgn {e(n)}, (2)
where w(n)=[w0(n) w1(n) · · · wL−1(n)]t is the tap weight
vector at the nth index, x(n)=[x(n) x(n−1) · · · x(n−L+1)]t,
and e(n) = d(n) − y(n) is the output error corresponding
to the nth index. The sequence d(n) is the so-called desired
response available during the initial training period and
y(n) = wt(n)x(n) is the filter output at the nth index, with
μ denoting the so-called step size parameter. The operator
sgn{·} is the well known signum function which returns
values +1 or −1 depending on whether the operand is
nonnegative or negative, respectively.
The proposed scheme uses a scaled format to represent
the filter coeﬃcient vector w(n) as
w(n) = w(n)2ψn , (3)
where w(n) and ψn are, respectively, the filter mantissa vec-
tor and the filter block exponent which are updated sepa-
rately over n. The chosen format thus normalizes all com-
ponents of w(n) by a common factor 2ψn at each index n.
In our treatment, the exponent ψn is a nondecreasing func-
tion of n with zero initial value and is chosen to ensure
that |wk(n)| < 1/2, for all k ∈ ZL = {0, 1, . . . ,L − 1}. If
the data vector x(n) is given in the aforesaid BFP format
as x(n) = x(n)2γ, where γ = ex+S, ex = log2 M + 1,
M = max(|x(n − k)| | k ∈ ZL) and S is an appropriate
scaling factor, then, the filter output y(n) can be expressed
as y(n) = y(n)2γ+ψn with y(n) = wt(n)x(n) denoting the
output mantissa. To prevent overflow in y(n), it is required
that |y(n)| < 1. However, in the proposed scheme, we restrict
y(n) to lie between +1/2 and −1/2, that is, |y(n)| < 1/2.
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Since |wk(n)| < 1/2, k ∈ ZL, from Section 2, this implies
that it is suﬃcient to have S ≥ Smin = log2 L, in order to
maintain |y(n)| < 1/2. The two conditions |wk(n)| < 1/2,
for all k ∈ ZL and |y(n)| < 1/2 ensure no overflow during
updating of w(n) and computation of output error mantissa,
respectively, as shown later.
The proposed implementation
The proposed BFP realization consists of the following three
stages.
(i) Buﬀering: here, the input sequence x(n) and the de-
sired response d(n) are jointly partitioned into nonoverlap-
ping blocks of length N each, with the ith block given by
{x(n),d(n) | n ∈ Z′i}, where Z′i = {iN , iN+1, . . . , iN+N−1},
i ∈ Z. For this, x(n) and d(n) are shifted into buﬀers of size
N each. We take N ≥ L − 1, as otherwise, the complexity
of implementation would go up. The buﬀers are cleared and
their contents transferred jointly to a block formatter once in
every N input clock cycles.
(ii) Block formatting: here, the data samples x(n) and d(n)
which constitute the ith block, i ∈ Z, and which are available
in either FP or FxP form, are block formatted as per the block
formatting algorithm of Section 2, resulting in the BFP rep-
resentation: x(n) = x(n)2γi , d(n) = d(n)2γi n ∈ Z′i , where
γi = exi +Si, exi = log2 Mi + 1, Mi = max{|x(n)|, |d(n)| |
n ∈ Z′i}. The scaling factor Si is chosen to ensure that (i)
Si ≥ Smin, and (ii) x(n) has a uniform BFP representation
during the block-to-block transition phase as well, that is,
when part of x(n) comes from the ith block and part from
the (i−1)th block. This is realized by the following exponent
assignment algorithm (see Algorithm 2).
Algorithm 2. [Exponent assignment algorithm] Assign Smin=
log2 L as the scaling factor to the first block and for any
(i − 1)th block, assume Si−1 ≥ Smin. Then, if exi ≥ exi−1,
choose Si = Smin (i.e., γi = exi +Smin) else (i.e., exi < exi−1)
choose Si = (exi−1− exi +Smin), s.t. γi = exi−1 +Smin.
Note that when exi ≥ exi−1, we can either have exi +
Smin ≥ γi−1 (Case A) implying γi ≥ γi−1, or, exi +Smin <
γi−1 (Case B) meaning γi < γi−1. However, for exi < exi−1
(Case C), we always have γi ≤ γi−1. Additionally, we rescale
the elements x(iN − L + 1), . . . , x(iN − 1) by dividing by
2Δγi , where Δγi = γi − γi−1. Equivalently, for the elements
x(iN − L + 1), . . . , x(iN − 1), we change Si−1 to an eﬀective
scaling factor of S′i−1 = Si−1 + Δγi. This permits a BFP repre-
sentation of the data vector x(n) with common exponent γi
during block-to-block transition phase as well.
In practice, such rescaling is eﬀected by passing each of
the delayed terms x(n− j), j = 1, . . . ,L−1, through a rescal-
ing unit that applies Δγi number of right or left shifts on
x(n − j) depending on whether Δγi is positive or negative,
respectively. This is, however, done only at the beginning of
each block, that is, at indices n = iN , i ∈ Z+. Also, note
that though for the case (A) above, Δγi ≥ 0, for (B) and (C),
however, Δγi ≤ 0, meaning that in these cases, the aforesaid
mantissas from the (i − 1)th block are actually scaled up by
2−Δγi . It is, however, not diﬃcult to see that the eﬀective scal-
ing factor S′i−1 for the elements x(iN − L + 1), . . . , x(iN − 1)
still remains lower bounded by Smin, thus ensuring no over-
flow during filtering operation.
(iii) Filtering and weight updating: the block formatter in-
puts x(n), d(n), n ∈ Z′i , and (b) the rescaled mantissas for
x(iN − k), k = 1, 2, . . . ,L − 1 to the transversal filter, which
computes y(n) = wt(n)x(n) for all n ∈ Z′i . Since the data in
(b), coming from the (i−1)th block, are rescaled so as to have
the same exponent γi, the above computation can be made
faster via overlap and save method. This employs (N + L− 1)
point FFT on data frames formed by appending the data in
(b) to the left of [x(iN), . . . , x(iN + N − 1)] and discarding
the first L − 1 output. Since the FFT is FxP-based, it would
require much less computational complexities than an FP-
based evaluation.
Next, the output error e(n) is evaluated as e(n)=e(n)2γi+ψn
where the mantissa e(n) is given by
e(n) = d(n)2−ψn − y(n). (4)
It is easy to see that |e(n)| < 1, that is, the computation in (5)
above does not produce any overflow, since
∣∣e(n)











as 2−Si ≤ 1/L. Except for ψn = 0, L = 1, the right-hand side
is always less than or equal to 1.
For the above description of e(n), x(n), w(n) and noting
that sgn{e(n)} = sgn{e(n)}, the weight update equation (2)
can now be written as w(n + 1) = v(n)2ψn , where





where μn = μ2−ψn . In other words, the proposed scheme em-
ploys a scaled representation for μ as μ = μn2ψn , with μn up-
dated from a knowledge of ψn and ψn+1 as
μn+1 = μn2(ψn−ψn+1). (7)
As stated earlier, w(n + 1) is required to satisfy |wk(n + 1)| <
1/2, for all k ∈ ZL, which can be realized in several ways.
Our preferred option is to limit v(n) so that |vk(n)| < 1,
for all k ∈ ZL. Then, if each vk(n) happens to be lying within
±1/2, we make the assignments
w(n + 1) = v(n), ψn+1 = ψn. (8)
Otherwise, we scale down v(n) by 2, in which case
w(n + 1) = 1
2
v(n), ψn+1 = ψn + 1. (9)
In order to have |vk(n)| < 1, for all k ∈ ZL satisfied, we ob-
serve from (7) that |vk(n)| ≤ |wk(n)|+μn|x(n−k)|2γi . Since
|wk(n)| < 1/2, k ∈ ZL, it is suﬃcient to have μn|x(n−k)|2γi ≤
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It is easy to verify that the above bound for μn is valid not
only when each element of x(n) in (6) comes purely from
the ith block, but also during transition from the (i − 1)th
to the ith block with exi ≥ exi−1, for which, after necessary
rescaling, we have S′i−1 ≥ Si = Smin implying |x(n−k)| < 2−Si .
For exi < exi−1, however, the upper bound expression given
by (11) gets modified with exi replaced by exi−1, as in that
case, we have γi = exi−1 +S′i−1 with S′i−1 = Smin < Si meaning
|x(n− k)| < 2−S′i−1 .
From above, we obtain a general upper bound for μn by






In order to satisfy the above upper bound, first note from (8)
and (9) that ψn is a nondecreasing function of n. This, to-
gether with (7), implies that μn+1 ≤ μn for all n. To satisfy the
above upper bound, it is thus enough to fix the initial value
of μn by setting the first exmax +1 bits of the corresponding
register following the binary point as zero, if exmax +1 ≥ 0.
If, however, exmax +1 < 0, one can retain | exmax +1| data bits
to the left of the binary point. Note also that since the initial
value of ψn is zero, the initial value of μn actually determines
the step size μ.
Finally, for practical implementation of v(n) as given by
(6), we need to evaluate the product μnx(n − k)2γi in such a
way that no overflow occurs in any of the intermediate prod-
ucts or shift operations. At the same time, we need to avoid
direct product of quantities which could be very small, as that
may lead to loss of several useful bits via truncation. For this
purpose, we proceed as follows: if exi ≥ exi−1, then, Si = Smin
and we express 2γi as 2γi = 2exi2Smin . If, instead, exi < exi−1,
then, S′i−1 = Smin, γi = exi−1 +S′i−1 and we decompose 2γi as
2γi = 2exi−12Smin . The factors 2exi (or, 2exi−1 ) and 2Smin are then
distributed to compute the update term as follows.
Step 1. μ1,n = μn2exi , if exi ≥ exi−1; if exi < exi−1, μ1,n =
μn2
exi−1 .
Step 2. x(n− k)2Smin = x1(n− k)(say), ∀k ∈ ZL.
Step 3. μ1,nx1(n− k), ∀k ∈ ZL.
Note that in Step 2, only the current mantissa x(n) is
to be shifted by 2Smin , as the other terms x(n − k), k =
1, 2, . . . ,L − 1 are already shifted at the previous indices. For
n = iN , that is, the starting index of the ith block, these terms
correspond to the last (L−1) mantissas of the (i−1)th block,
rescaled by 2−Δγi . Further scaling of these terms by 2Smin can
be carried out during the block formatting stage, that is, be-
fore the processing of the ith block.
The proposed BFP treatment to the sign LMS algorithm
is summarized in Table 1. The three units, viz., (i) buﬀering,
(ii) block formatting, and (iii) filtering and weight updating
are actually pipelined and their relative timing is shown in
Figure 1. Also, for the filtering and weight updating unit, the
internal processing is illustrated in Figure 2.
Table 1: Summary of the sign LMS algorithm realized in BFP for-
mat (initial conditions: ψ0 = 0, |wk(0)| < 1/2, k ∈ ZL, μ0 = μ).
(1) Preprocessing:
using the data for the ith block, x(n) and d(n), n ∈ Z′i , i ∈ Z+
(stored during the processing of the (i− 1)th block).
(a) Evaluate block exponent γi as per the exponent assignment
algorithm of Section 3 and express x(n), d(n), n ∈ Z′i as
x(n) = x(n)2γi , d(n) = d(n)2γi .
(b) Rescale the following elements of the (i− 1)th block:
{x(n) | n = iN − L + 1, . . . , iN − 1} as
x(n)→ x(n)2−Δγi , Δγi = γi − γi−1 (also, for Step 2
of Section 3, rescale the same separately by 2−Δγi+Smin ).
(2) Processing for the ith block:
For n ∈ Z′i = {iN , iN + 1, . . . , iN +N − 1}.
(a) Filter output:
y(n) = wt(n)x(n),
ex out(n) = γi + ψn
(ex out(n) is the filter output exponent at the nth index).
(b) Output error (mantissa) computation:
e(n) = d(n)2−ψn − y(n).
(c) Filter weight updating:
compute uk(n) = μnx(n− k)2γi for all k ∈ ZL
following Steps 1–3 of Section 3.
v(n) = w(n) + u(n) sgn{e(n)}
(where u(n) = [u0(n),u1(n), . . . ,uL−1(n)]t).
If |vk(n)| < 1/2 for all k ∈ ZL = {0, 1, . . . ,L− 1}
then
w(n + 1) = v(n),
ψn+1 = ψn,
else
w(n + 1) = 1
2
v(n),




i = i + 1.
Repeat Steps 1 to 2.
4. COMPLEXITY ISSUES
The proposed scheme relies mostly on FxP arithmetic, re-
sulting in computational complexities much less than that
of their FP-based counterparts. For example, to compute the
filter output in Table 1, L “multiply and accumulate (MAC)”
operations (FxP) are needed to evaluate y(n) and at themost,
one exponent addition operation to compute the exponent
ex out(n). In FP, this would require L FP-based MAC op-
erations. Note that given three numbers in FP (normalized)
format A = A2ea , B = B2eb , C = C2ec , the MAC oper-
ation A + BC requires the following steps: (i) eb + ec, that
is, exponent addition (EA), (ii) exponent comparison (EC)
between ea and eb+ec, (iii) shifting either A or B/C, (iv) FxP-
based MAC, and finally, (v) renormalization, requiring shift
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Figure 1: The relative timing of the three units (BF: block formatting).
and exponent addition. In other words, in FP, computation
of y(n) will require the following additional operations over
the BFP-based realization: (a) 2L shifts (assuming availability
of single cycle barrel shifters), (b) L EC, and (c) 2L − 1 EA.
Similar advantages exist in weight updating also. Table 2 pro-
vides a comparative account of the two approaches in terms
of number of operations required per iteration. Note that
the number of additional operations required under FP in-
creases linearly with the filter length L. It is easy to verify from
Table 2 that given a low cost, simple FxP processor with sin-
gle cycle MAC and barrel shifter units, the proposed scheme
is about three times faster than an FP-based implementation,
for moderately large values of L.
5. SIMULATION AND FINITE PRECISION
IMPLEMENTATION
The proposed scheme was implemented in finite precision
in the context of a system identification problem. A system
modelled by a 3-tap FIR filter was used to generate an output
y(n) = 0.7x(n) + 0.65x(n − 1) + 0.25x(n − 2) + v(n), with
v(n) and x(n) being the observation noise and the system in-
put, respectively, with the following variances: σ2v = 0.008,
σ2x = 1. The variance σ2y of y(n)(≡ d(n)) was found to be
0.935. To calculate the upper bound of μ(= 2− exmax /2), the
quantity M = {|x(n)|, |y(n)| | n ∈ Z} was calculated, as
1.99max{σx, σy}, so as to contain about 95% of the samples
of x(n) and y(n). This gives rise to exmax = 1 and thus the
upper bound of μ to be 0.25. Taking μ = 2−6, block length
N = 20, and allocating 12 bits (1 + 11) for the mantissas
and 4(1 + 3) bits for the exponents of both the data and the
filter coeﬃcients, the proposed scheme was implemented in
VHDL. For this, the Xilinx ISE 7.1i software was used for a
target device of Xilinx Virtex series FPGAXCV1000bg (speed
grade 6). Details of this implementation like hardware re-
quirement, respective gate counts, and execution times are
provided later in this section. Here we study the finite pre-
cision eﬀects by plotting the learning curves for this as well
as for an FP-based realization under same precision for both
the exponent and the mantissa. The learning curves, shown
in Figure 3 by solid and dashed lines, respectively, demon-
























Figure 2: The proposed sign-LMS-based adaptive filter in BFP for-
mat. The shifting of x(n − k), k = 1, 2 by 2−Δγi is done only at the
starting index of each block, that is, at n = iN , i ∈ Z+.
Table 2: A comparison between the BFP vis-a`-vis the FP-based real-
izations of the sign LMS algorithm. Number of operations required








BFP L L + 3 L Nil 1






BFP L Nil Nil 1
FP L 2L L 2L
convergence. However, in the steady state, the BFP scheme
has slightly more excess mean square error (EMSE) than the
FP scheme, which may be caused by the block formatting of
data. This slight increase in EMSE is, however, oﬀset by the
speedup that is achieved and verified by comparing the exe-
cution times of the proposed realization with its FP counter-
part.
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Figure 3: Learning curves for the finite precision implementation
of (a) the proposed BFP-based scheme (solid line), and (b) an FP-
based implementation (dashed line) with identical precision.
FPGA synthesis summary
The proposed scheme as well as the FP-based algorithm are
implemented using basic hardware units like adder, multi-
plier, register, multiplexer, shifter, and so forth. The step size
μ is taken to be a power of two as it eliminates the need
of multiplier in the weight update loop. For the proposed
scheme, the three stages, (a) buﬀering, (b) block format-
ting, and (c) filtering and weight updating have the following
hardware requirements.
(a) Buﬀering: this stage usesN 16 bit registers, whereN is
the block length (N = 20 for the example considered).
(b) Block formatting: this stage first computes emax =
max{(el − nL) | l = 0, 1, . . . ,N − 1} (see Algorithm 1) by
employing a 4 bit subtractor, a 4 bit comparator, and a 4 bit
register for each l, l = 0, 1, . . . ,N − 1. One 4 bit adder is used
next to compute the block exponent emax + Si. Then, for each
l, l = 0, 1, . . . ,N − 1, emax + Si − el is computed by using one
4 bit subtractor and the lth data mantissa is shifted left/right
by emax +Si−el using two 12 bit shifters. The block formatted
mantissas are finally stored in N 12 bit registers.
(c) Filtering and weight updating: for filtering, aMAC op-
eration (FxP) is used iteratively L times where L is the fil-
ter order (L = 3 for the example considered). The MAC
unit requires one 12 × 12 multiplier, one 24 bit adder, and
two 24 bit registers, one for holding the result of multipli-
cation and the other for storing the MAC output. This is fol-
lowed by computation of output error mantissa that uses one
12 bit shifter and one 12 bit subtractor. For updating each
tap weight, first note that since μ is a power of 2, that is,
μ = μ0 = 2s (say), we have μn = 2sn where sn = s − ψn. For
updating μn, it is then enough to update sn, which requires
a 4 bit subtractor and a 4 bit register, but does not require
the shifter implied in the general update relation (7). The
Steps 1–3 of Section 3 also get simplified, as it is then suf-
ficient to use two 4 bit adders and one 4 bit register to com-
pute sn + exi +Smin, 2L 12 bit shifters to shift x(n− k), k ∈ ZL
left/right by sn + exi +Smin and L 12 bit adders/subtractors to
evaluate v(n) as per (6). Finally, to realize the update rela-
tions (8) and (9), we need a 4 bit adder and a 4 bit register to
update ψn, and L 12 bit shifters as well as L 12 bit registers to
compute w(n).
An FP-based realization, on the other hand, has only two
operations, namely, filtering and weight updating, both re-
quiring FP addition and multiplication. If two FP numbers
having r bit mantissa andm bit exponent each aremultiplied,
we need one r × r multiplier, one m bit adder, and two reg-
isters of length m bits and 2r bits. If, on the other hand, the
two numbers are added, we need one m bit comparator, one
m bit subtractor, two r bit shifters, two r bit 2 : 1 MUX, one
r bit adder and for renormalization of the result, two r bit
shifters and one m bit adder/subtractor. We also need regis-
ters of length m bits and r bits for storing the mantissa and
exponent of the result of addition. To realize the filtering
operation, an FP-based MAC operation is used iteratively L
times that uses one FPmultiplication with r = 12 andm = 4,
and an FP addition with r = 24 and m = 4. For computing
the output error, an FP addition with r = 12 and m = 4 is
deployed. For updating each weight, a 4 bit adder is used to
add the exponents of the step size and data, followed by an
FP addition with r = 12 and m = 4.
The total equivalent gate count for the proposed scheme
with N = 20 was found to be 9227, while the same for an
FP-based implementation was 12,468. The minimum clock
period needed for the FP-based implementation has been
16.052 ns. For the proposed scheme, minimum clock peri-
ods required for the three stages, (a) buﬀering, (b) block
formatting, and (c) filtering and weight updating have been
0.232 ns, 4.575 ns, and 6.695 ns. In other words, the mini-
mum clock period needed for the proposed scheme has been
6.695 ns and thus the BFP realization is about 2.39 times
faster than the FP-based realization, which also conforms to
our observation from Table 2 for L = 3.
6. CONCLUSION
The sign LMS algorithm is presented in a BFP framework
that ensures simple FxP-based operations in most of the
computations while maintaining an FP-like wide dynamic
range via a block exponent. The proposed scheme is partic-
ularly useful for custom implementations on ASIC or FPGA,
where hardware and power eﬃciency constitute an impor-
tant factor. For identical resource constraints, the proposed
scheme achieves a speed-up in the range of 2 : 1 to 3 : 1 over
an FP-based implementation, as observed both from oper-
ational counts and also from a custom implementation on
FPGA. Finite precision-based simulations also did not show
up any noticeable diﬀerence in the convergence characteris-
tics, as one moves from the FP to the BFP format.
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